File tree Expand file tree Collapse file tree 1 file changed +2
-2
lines changed Expand file tree Collapse file tree 1 file changed +2
-2
lines changed Original file line number Diff line number Diff line change 7
7
8
8
| Source Benchmark Suite| Benchmark Name| LUTs| FFs| DSPs| BRAMs| OOC [ 1] |
9
9
| ----------------------| --------------| ----| ---| ----| -----| -------|
10
- | [ BOOM] ( https://docs.boom-core.org/en/latest/sections/intro-overview/boom.html ) | ` med_pb ` (MediumBoomConfig with area constraint) | 36k | 17k | 24 | 142| Y |
10
+ | [ BOOM] ( https://docs.boom-core.org/en/latest/sections/intro-overview/boom.html ) | ` med_pb ` (MediumBoomConfig with area constraint) | 36k | 17k | 24 | 142| N |
11
11
| [ VTR] ( https://docs.verilogtorouting.org/en/latest/vtr/benchmarks/#vtr-benchmarks ) | ` mcml ` | 43k | 15k | 105 | 142| Y |
12
12
| [ Rosetta] ( https://github.com/cornell-zhang/rosetta ) | ` fd ` (face-detection) | 46k | 39k | 72 | 62 | Y |
13
- | [ Corundum] ( https://github.com/corundum/corundum ) | ` 25g ` (ADM_PCIE_9V3 25G) | 73k | 96k | 0 | 221| Y |
13
+ | [ Corundum] ( https://github.com/corundum/corundum ) | ` 25g ` (ADM_PCIE_9V3 25G) | 73k | 96k | 0 | 221| N |
14
14
| [ VTR] ( https://github.com/verilog-to-routing/vtr-verilog-to-routing/blob/master/vtr_flow/benchmarks/verilog/LU64PEEng.v ) | ` lu64peeng ` | 90k | 36k | 128 | 303| Y |
15
15
| [ CoreScore] ( https://github.com/olofk/corescore ) | ` 500 ` (500 SERV cores) | 96k | 116k| 0 | 250| N |
16
16
| [ CoreScore] ( https://github.com/olofk/corescore ) | ` 500_pb ` (500 SERV cores with area constraint) | 96k | 116k| 0 | 250| N |
You can’t perform that action at this time.
0 commit comments