We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 5249824 commit 0e4c4edCopy full SHA for 0e4c4ed
llvm/lib/Target/AMDGPU/SIInstructions.td
@@ -3325,7 +3325,9 @@ multiclass V_SAT_PK_Pat<Instruction inst> {
3325
let OtherPredicates = [NotHasTrue16BitInsts] in {
3326
defm : V_SAT_PK_Pat<V_SAT_PK_U8_I16_e64>;
3327
} // End OtherPredicates = [NotHasTrue16BitInsts]
3328
-defm : V_SAT_PK_Pat<V_SAT_PK_U8_I16_fake16_e64>;
+let True16Predicate = UseFakeTrue16Insts in {
3329
+ defm : V_SAT_PK_Pat<V_SAT_PK_U8_I16_fake16_e64>;
3330
+}
3331
3332
// With multiple uses of the shift, this will duplicate the shift and
3333
// increase register pressure.
0 commit comments