Skip to content

Merge dev to main after v2022.3 release #27

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 5 commits into from
Dec 28, 2022
Merged

Merge dev to main after v2022.3 release #27

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
5 commits
Select commit Hold shift + click to select a range
ab48dda
Merge pull request #22 from MicrochipTech/main
minhtue1996 Nov 30, 2022
219158a
Update the Libero core version for the 3 SmartHLS trainings for the 2…
minhtue1996 Dec 2, 2022
5d82358
Merge pull request #24 from MicrochipTech/update_libero_core_tue
SHLegupMCHP Dec 16, 2022
755c1ca
Don't change line endings of .sh scripts
SHLegupMCHP Dec 20, 2022
0e6204c
Merge pull request #26 from MicrochipTech/bash_line_endings
SHLegupMCHP Dec 20, 2022
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions .gitattributes
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
# don't modify line endings of bash scripts
*.sh text eol=lf
40 changes: 20 additions & 20 deletions Training1/Libero/libero_flow.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,27 +2,27 @@

new_project -location {./Libero_training1} -name {Libero_training1} -project_description {} -block_mode 0 -hdl Verilog -family {PolarFire} -die {MPF300TS} -package {FCG1152} -speed {-1} -die_voltage {1.0} -part_range {IND} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESERVEMIGRATIONPINS:1} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {TEMPR:IND} -adv_options {UNUSED_MSS_IO_RESISTOR_PULL:None} -adv_options {VCCI_1.2_VOLTR:IND} -adv_options {VCCI_1.5_VOLTR:IND} -adv_options {VCCI_1.8_VOLTR:IND} -adv_options {VCCI_2.5_VOLTR:IND} -adv_options {VCCI_3.3_VOLTR:IND} -adv_options {VOLTR:IND}

set PF_CCC_version 2.2.214
set PF_CCC_version 2.2.220
set Display_Controller_version 3.1.2
set HDMI_RX_version 4.2.0
set HDMI_TX_version 1.0.2
set PF_TX_PLL_version 2.0.300
set PF_XCVR_ERM_version 3.1.200
set PF_XCVR_REF_CLK_version 1.0.103
set CORERESET_PF_version 2.2.107
set CORERXIODBITALIGN_version 2.1.104
set PF_IOD_GENERIC_RX_version 2.1.109
set PF_DDR4_version 2.5.108
set PF_SRAM_AHBL_AXI_version 1.2.108
set mipicsi2rxdecoderPF_version 2.2.5
set COREAHBTOAPB3_version 3.1.100
set COREI2C_version 7.2.101
set CoreAPB3_version 4.1.100
set CoreGPIO_version 3.2.102
set COREJTAGDEBUG_version 3.1.100
set CoreAHBLite_version 5.4.102
set PF_INIT_MONITOR_version 2.0.304
set MIV_RV32IMA_L1_AHB_version 2.3.100
set HDMI_RX_version 4.2.0
set HDMI_TX_version 1.0.2
set PF_TX_PLL_version 2.0.300
set PF_XCVR_ERM_version 3.1.200
set PF_XCVR_REF_CLK_version 1.0.103
set CORERESET_PF_version 2.2.107
set CORERXIODBITALIGN_version 2.1.104
set PF_IOD_GENERIC_RX_version 2.1.110
set PF_DDR4_version 2.5.109
set PF_SRAM_AHBL_AXI_version 1.2.110
set mipicsi2rxdecoderPF_version 2.2.5
set COREAHBTOAPB3_version 3.1.100
set COREI2C_version 7.2.101
set CoreAPB3_version 4.1.100
set CoreGPIO_version 3.2.102
set COREJTAGDEBUG_version 3.1.100
set CoreAHBLite_version 5.4.102
set PF_INIT_MONITOR_version 2.0.304
set MIV_RV32IMA_L1_AHB_version 2.3.100
set COREUART_version 5.6.102
set Bayer_Interpolation_version 3.0.2
set Image_Enhancement_version 3.0.0
Expand Down
30 changes: 15 additions & 15 deletions Training2/Libero/libero_flow.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2,22 +2,22 @@

new_project -location {./Libero_training2} -name {Libero_training2} -project_description {} -block_mode 0 -hdl Verilog -family {PolarFire} -die {MPF300TS} -package {FCG1152} -speed {-1} -die_voltage {1.0} -part_range {IND} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESERVEMIGRATIONPINS:1} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {TEMPR:IND} -adv_options {UNUSED_MSS_IO_RESISTOR_PULL:None} -adv_options {VCCI_1.2_VOLTR:IND} -adv_options {VCCI_1.5_VOLTR:IND} -adv_options {VCCI_1.8_VOLTR:IND} -adv_options {VCCI_2.5_VOLTR:IND} -adv_options {VCCI_3.3_VOLTR:IND} -adv_options {VOLTR:IND}

set PF_CCC_version 2.2.214
set PF_CCC_version 2.2.220
set Display_Controller_version 3.1.2
set CORERESET_PF_version 2.2.107
set CORERXIODBITALIGN_version 2.1.104
set PF_IOD_GENERIC_RX_version 2.1.109
set PF_DDR4_version 2.5.108
set PF_SRAM_AHBL_AXI_version 1.2.108
set mipicsi2rxdecoderPF_version 2.2.5
set COREAHBTOAPB3_version 3.1.100
set COREI2C_version 7.2.101
set CoreAPB3_version 4.1.100
set CoreGPIO_version 3.2.102
set COREJTAGDEBUG_version 3.1.100
set CoreAHBLite_version 5.4.102
set PF_INIT_MONITOR_version 2.0.304
set MIV_RV32IMA_L1_AHB_version 2.3.100
set CORERESET_PF_version 2.2.107
set CORERXIODBITALIGN_version 2.1.104
set PF_IOD_GENERIC_RX_version 2.1.110
set PF_DDR4_version 2.5.109
set PF_SRAM_AHBL_AXI_version 1.2.110
set mipicsi2rxdecoderPF_version 2.2.5
set COREAHBTOAPB3_version 3.1.100
set COREI2C_version 7.2.101
set CoreAPB3_version 4.1.100
set CoreGPIO_version 3.2.102
set COREJTAGDEBUG_version 3.1.100
set CoreAHBLite_version 5.4.102
set PF_INIT_MONITOR_version 2.0.304
set MIV_RV32IMA_L1_AHB_version 2.3.100
set COREUART_version 5.6.102
set Bayer_Interpolation_version 3.0.2
set Image_Enhancement_version 3.0.0
Expand Down
6 changes: 3 additions & 3 deletions Training3/Libero/libero_flow.tcl
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -3,10 +3,10 @@
new_project -location {./Libero_training3} -name {Libero_training3} -project_description {} -block_mode 0 -hdl Verilog -family {PolarFire} -die {MPF300T} -package {FCG1152} -speed {-1} -die_voltage {1.0} -part_range {EXT} -adv_options {IO_DEFT_STD:LVCMOS 1.8V} -adv_options {RESERVEMIGRATIONPINS:1} -adv_options {RESTRICTPROBEPINS:1} -adv_options {RESTRICTSPIPINS:0} -adv_options {TEMPR:EXT} -adv_options {UNUSED_MSS_IO_RESISTOR_PULL:None} -adv_options {VCCI_1.2_VOLTR:EXT} -adv_options {VCCI_1.5_VOLTR:EXT} -adv_options {VCCI_1.8_VOLTR:EXT} -adv_options {VCCI_2.5_VOLTR:EXT} -adv_options {VCCI_3.3_VOLTR:EXT} -adv_options {VOLTR:EXT}

#IP core version variables
set PF_CCC_version 2.2.214
set PF_CCC_version 2.2.220
set CORERESET_PF_version 2.3.100
set PF_DDR4_version 2.5.108
set PF_SRAM_AHBL_AXI_version 1.2.108
set PF_DDR4_version 2.5.109
set PF_SRAM_AHBL_AXI_version 1.2.110
set COREFIFO_version 2.7.105
set COREI2C_version 7.2.101
set CoreAPB3_version 4.1.100
Expand Down