Skip to content

[CheckPhysNetlist] Verify placement & static/clock routing unchanged #64

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 9 commits into from
Jan 9, 2024

Conversation

eddieh-xlnx
Copy link
Collaborator

@eddieh-xlnx eddieh-xlnx commented Jan 9, 2024

As part of the contest rules, routers are only allowed to modify the inter-site routing (PIPs) of the input Physical Netlist. Verify this is the case by leveraging RapidWright's DesignComparator feature: Xilinx/RapidWright#931.

Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
Signed-off-by: Eddie Hung <eddie.hung@amd.com>
@eddieh-xlnx eddieh-xlnx marked this pull request as ready for review January 9, 2024 00:53
@eddieh-xlnx eddieh-xlnx merged commit 91ab6af into Xilinx:master Jan 9, 2024
@eddieh-xlnx eddieh-xlnx deleted the design_diff branch January 9, 2024 00:57
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant