Skip to content
This repository was archived by the owner on Aug 9, 2022. It is now read-only.

Fix bitfield prefix stripping for indexed peripherals #19

Merged
merged 2 commits into from
Feb 18, 2020
Merged

Fix bitfield prefix stripping for indexed peripherals #19

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
81012f9
Almost fix the bitfield prefix stripping, as it stands it works like …
MabezDev Feb 13, 2020
0c9d6f6
Add all interrupts back. Now works after fixing https://github.com/st…
MabezDev Feb 18, 2020
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion svd/patches/_interrupts.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -461,4 +461,4 @@ XTENSA:

CACHE_IA_INTR:
description: "interrupt of Cache Invalid Access, LEVEL"
value: 68
value: 68
60 changes: 25 additions & 35 deletions svd/patches/esp32.yaml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -14,41 +14,31 @@ _modify:
name: I2C0
I2C1_EXT:
name: I2C1
TIMERGROUP0:
name: TIMG0
TIMERGROUP1:
name: TIMG1

_copy:
TIMG0:
from: TIMG
TIMG1:
from: TIMG
SPI0:
from: SPI
SPI1:
from: SPI
SPI2:
from: SPI
SPI3:
from: SPI
PWM0:
from: MCPWM
PWM1:
from: MCPWM
PWM2:
from: MCPWM
PWM3:
from: MCPWM
I2C0:
from: I2C
I2C1:
from: I2C
UHCI0:
from: UHCI
UHCI1:
from: UHCI
_add:
UART0:
from: UART1
derivedFrom: UART
baseAddress: "0x3ff40000"

_modify:
TIMG0:
baseAddress: "0x3ff5F000"
TIMG1:
baseAddress: "0x3ff60000"
_derive:
TIMG0: TIMG
TIMG1: TIMG
SPI0: SPI
SPI1: SPI
SPI2: SPI
SPI3: SPI
PWM0: MCPWM
PWM1: MCPWM
PWM2: MCPWM
PWM3: MCPWM
I2C0: I2C
I2C1: I2C
UHCI0: UHCI
UHCI1: UHCI
UART0: UART
UART1: UART
UART2: UART