This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop
-
Updated
Jun 6, 2021 - Verilog
#
gate-level-simulation
Here are 5 public repositories matching this topic...
Digital Logical Designs Course Projects
-
Updated
Aug 19, 2022 - Verilog
Gate-level implementation of a 2-to-1 multiplexer using Verilog, complete with a testbench, truth table validation, and waveform analysis for beginners in digital logic design.
open-source verilog mux icarus-verilog gtkwave multiplexer testbench waveform-analysis digital-logic-design vlsi-design gate-level-simulation
-
Updated
Feb 5, 2025 - Verilog
Gate-level implementation of a full-adder using Verilog, complete with a testbench, truth table validation, and waveform analysis for beginners in digital logic design.
verilog icarus-verilog gtkwave testbench waveform-analysis digital-logic-design full-adder logic-circuits vlsi-design gate-level-simulation
-
Updated
Feb 4, 2025 - Verilog
Hardware Design Program Hosting By VLSI System Design (https://www.vlsisystemdesign.com/)
c assembly spike verilog gtkwave soc yosys risc-v iverilog gate-level-simulation hardware-design chipcron
-
Updated
May 8, 2024 - Verilog
Improve this page
Add a description, image, and links to the gate-level-simulation topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the gate-level-simulation topic, visit your repo's landing page and select "manage topics."